CLAIM LISTING

1 2

4

5

6

7

8

9

- 3 1. (Currently amended) A substrate with a via and pad structure for connecting a component to conductive layers of the substrate, comprising:
 - a substrate:
 - a plated via connected to the conductive layers;
 - a solder mask surrounding the plated via; and
 - a conductive pad with a conductive trace connected to the plated via, wherein the solder mask exposes a part of the conductive pad that extends beyond the terminal sides of the component to increase solder formation at the terminal sides.

10 11

2. (Original) The substrate with the via and pad structure of claim 1, wherein 12 the solder mask reduces solder formation at the terminal end of the component.

14 15

16

13

3. (Original) The substrate with the via and pad structure of claim 2, wherein the conductive pad includes a first arm and a second arm that extend beyond the terminal sides of the component.

17 18 19

4. (Original) The substrate with the via and pad structure of claim 3, wherein the first arm and the second arm are symmetrically disposed on the substrate with respect to the plated via.

21 22

23

20

5. (Original) The substrate with the via and pad structure of claim 2, wherein the conductive pad includes a first arm, a second arm, and a body.

24 25

26

(Original) The substrate with the via and pad structure of claim 5, wherein 6. the first arm and the second arm are symmetrically disposed on the substrate with respect to the plated via.

27 28

29 7. (Original) The substrate with the via and pad structure of claim 2, wherein 30 the conductive pad includes a T-shirt shaped structure.

30

1	8.	(Original) The substrate with the via and pad structure of claim 7, wherein			
2	the T-shirt shaped structure is symmetrically disposed on the substrate with respect to				
.3	the plated via.				
4					
5	9.	(Original) The substrate with the via and pad structure of claim 2, whereir			
6	the solder mask is keyhole shaped.				
7	:				
8	10.	(Original) The substrate with the via and pad structure of claim 2, wherein			
9	the solder mask covers the substrate partially or entirely except the conductive pad and				
10	the plated	via.			
11					
12	11.	(Original) The substrate with the via and pad structure of claim 2, further			
13	comprising a component electrically connected to the conductive pad through solder				
14		erein the solder joints have a greater volume at the terminal sides than at the			
15	terminal er	nd of the component.			
16	12.	(Original) The substrate with the via and pad structure of claim 2, wherein			
17		ate is part of a printed circuit board.			
18	1.10 0000110				
19	. 13.	(Original) The substrate with the via and pad structure of claim 2, wherein			
20	the substrate is part of a BGA package.				
21	· •_				
22	14.	(Currently amended) A substrate with a plurality of via and pad structures			
23	for connec	ting a component to conductive layers of the substrate, comprising:			
24	a su	ubstrate;			
25	a fin	st plated via connected to the conductive layers;			
26	a first solder mask surrounding the first plated via;				
27	a se	econd plated via connected to an associated conductive layer;			
28	a se	a second solder mask surrounding the second plated via;			
29	: a fir	st conductive pad with a conductive trace connected to the first plated via,			

wherein the first conductive pad includes a portion that is exposed to solder and

extends beyond the terminal sides of the component to increase solder formation along the terminal sides; and

a second conductive pad with a conductive trace connected to the second plated via, wherein the second conductive pad <u>includes a portion that is exposed to solder and</u> extends beyond the terminal sides of the component to increase solder formation along the terminal sides.

15. (Original) The substrate with the plurality of via and pad structures of claim 14, wherein the first solder mask reduces solder formation at one terminal end of the component and the second solder mask reduces solder formation at the other terminal end of the component.

16. (Currently amended) The substrate with the plurality of via and pad structures of claim 15, wherein each of the first and second conductive pads include a first arm[,] and a second arm.

17. (Original) The substrate with the plurality of via and pad structures of claim 16, wherein each of the first and second conductive pads is symmetric to the first plated via and the second plated vias, respectively.

18. (Original) The substrate with the plurality of via and pad structures of claim 15, wherein the first and second conductive pads include a first arm, a second arm, and a body.

19. (Original) The substrate with the plurality of via and pad structures of claim 18, wherein each of the first and second conductive pads is symmetric to the first plated via and the second plated vias, respectively.

20. (Original) The substrate with the plurality of via and pad structures of claim 15, wherein each of the first and second conductive pads include a T-shirt shaped structure.

	21.	(Original)	The substrate with the plurality of via and pad structures of
claim	20, wh	erein each	of the T-shirt shaped structures is symmetric to the first and
secon	id plate	d vias, resp	pectively.

22. (Original) The substrate with the plurality of via and pad structures of claim 15, wherein each of the first and second solder masks is a ring surrounding the first and second plated vias, respectively.

23. (Original) The substrate with the plurality of via and pad structures of claim 15, wherein each of the first and second solder masks is a keyhole shape and surrounds the first and second plated vias, respectively.

24. (Original) The substrate with the plurality of via and pad structures of claim 15, wherein each of the first and second solder masks cover the substrate partially or entirely except the first and second conductive pads and the first and second plated vias.

25. (Original) The substrate with the plurality of via and pad structures of claim 15, further comprising a component electrically connected to the first and second conductive pads through solder joint(s), wherein the solder joint(s) have a greater volume at each of the terminal sides than at each terminal end of the component.

26. (Original) The substrate with the plurality of via and pad structures of claim 15, wherein the separation along the substrate between the first and second solder masks defines the length of the component to be soldered.

27. (Original) The substrate with the plurality of via and pad structures of claim 15, wherein the substrate is part of a printed circuit board.

28. (Original) The substrate with the plurality of via and pad structures of claim 15, wherein the substrate is part of a BGA package.

29 .	(Original) The substrate with the via and pad structure of claim 2, wherein
solder mask	is a ring surrounding the plated via.

- 30. (Withdrawn) A method of reducing solder wlcking on a substrate with associated conductive layers, comprising:
 - (a) forming a via and pad structure:
 - (b) masking around the plated via to reduce solder formation at the plated via;
- (c) placing a component having terminal sides and a terminal end on the conductive pad;
- (d) extending the conductive pad beyond the terminal sides of the component to increase solder formation along the terminal sides; and
 - (e) soldering the component to the conductive pad.

31. (Withdrawn) The method of claim 30, further comprising repeating steps (a) through (e) for a plurality of via and pad structures.

32. (Withdrawn) The method of claim 30, wherein the conductive pad is a T-shirt shaped structure.

33. (Withdrawn) The method of claim 31, wherein the masking around plated via is accomplished by a keyhole shaped structure.

34. (Withdrawn) The substrate with the plurality of via and pad structures of claim 14, wherein the first conductive pad extends beyond the terminal side of the component a maximum distance that reduces solder wicking without generating electrical shorts between the first conductive pad and an adjacent plated via.

35. (Withdrawn) A computer implemented method for calculating the maximum distance of a conductive pad extending beyond the terminal side of a component, wherein the component is placed diagonally in an array of four plated vias, comprising:

1	(a) storing L1 representing the center-to-center distance of a first plated via and a
2	second plated via;
3	(b) storing L3 representing the length and L4 the width of the component;
4	(c) storing L5 representing the length of the conductive pad extending beyond the
5	terminal side;
6	(d) storing R representing an outer radius of a first plated via;
7	(e) storing X representing the minimum distance between the first plated via and
8	the conductive pad;
9	(f) calculating L2, representing the center-to-center distance between the first
10	plated via and a third plated via, by dividing L1 by sin 45°;
11	(g) calculating L8, representing the distance from the center of the first plated via
12	to the side of the component, by subtracting L4 from L2 and dividing by two;
13	(h) calculating L7, representing half the distance between the conductive pad and
14	an opposite conductive pad, by dividing L3 by two and subtracting L5;
15	(i) calculating L11 by summing R and X;
16	(j) calculating L9 by taking the square root of the difference of the square of L11
17	and the square of L7; and
18	(k) calculating L10 by subtracting L9 from L8, wherein L10 is the maximum
19	distance of the conductive pad extending beyond the terminal side of the component.
20	
21	
22	
23	
24	
25	
26	
27	
28	
29	
30	